Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables users to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in Arm SoC Designer and certain models can also be used in SystemC simulation environments.

Swap & Play

Many Cycle Models support Swap & Play which enables a system to start running using a Fast Model representation and then switch to a Cycle Model representation at any breakpoint. This means a virtual prototype can boot an OS in a minute and then switch to a 100% accurate version to enable detailed debug and analysis. 

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Cortex-A72
Cortex-R Series Cortex-R4, Cortex-R5, Cortex-R7, Cortex-R8
Cortex-M Series Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, NIC-301, CCI-400, CCN-502, CCN-504, CCN-508
Interrupt Controllers GIC400, PL190, PL192, PL390
System Memory Management Units MMU-400
Memories DMC-400,PL340, PL341, PL351, PL352, PL353 and PL354

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 0 votes 613 views 0 replies Started 3 months ago by John Linford Answer this
Not answered DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 13 views 0 replies Started 13 hours ago by NOR Answer this
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
  • AXI
  • DesignStart
  • Support
  • Block
0 votes 587 views 3 replies Latest 14 hours ago by BBtheEE Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 350 views 9 replies Latest 15 hours ago by Dzik Answer this
Not answered Request for advise on better ARM learning path for VLSI engineer 0 votes 22 views 0 replies Started 16 hours ago by chainastole Answer this
Suggested answer setting brakpoint from code 0 votes 76 views 2 replies Latest 18 hours ago by Joseph Yiu Answer this
Not answered gcc-arm-none-eabi-8: GDB segmentation fault 0 votes 19 views 0 replies Started 19 hours ago by Moretti Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 221 views 3 replies Latest 22 hours ago by Christopher Tory Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 28 views 0 replies Started yesterday by garric Answer this
Suggested answer DS-5 ignores dependencies for assembly files.
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
1 votes 51 views 1 replies Latest yesterday by Nick S. Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 39 views 0 replies Started yesterday by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 140 views 7 replies Latest yesterday by michaelyuanfeng Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 613 views
Not answered DS-5 option "continue_on_error" setting in Eclipse Started 13 hours ago by NOR 0 replies 13 views
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L' Latest 14 hours ago by BBtheEE 3 replies 587 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 15 hours ago by Dzik 9 replies 350 views
Not answered Request for advise on better ARM learning path for VLSI engineer Started 16 hours ago by chainastole 0 replies 22 views
Suggested answer setting brakpoint from code Latest 18 hours ago by Joseph Yiu 2 replies 76 views
Not answered gcc-arm-none-eabi-8: GDB segmentation fault Started 19 hours ago by Moretti 0 replies 19 views
Suggested answer Cache Maintenance Transactions Latest 22 hours ago by Christopher Tory 3 replies 221 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started yesterday by garric 0 replies 28 views
Suggested answer DS-5 ignores dependencies for assembly files. Latest yesterday by Nick S. 1 replies 51 views
Not answered Streamline shows unknown code Started yesterday by josecm 0 replies 39 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest yesterday by michaelyuanfeng 7 replies 140 views