Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables users to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm DS-5. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in Arm SoC Designer and certain models can also be used in SystemC simulation environments.

Swap & Play

Many Cycle Models support Swap & Play which enables a system to start running using a Fast Model representation and then switch to a Cycle Model representation at any breakpoint. This means a virtual prototype can boot an OS in a minute and then switch to a 100% accurate version to enable detailed debug and analysis. 

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Cortex-A72
Cortex-R Series Cortex-R4, Cortex-R5, Cortex-R7, Cortex-R8
Cortex-M Series Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, NIC-301, CCI-400, CCN-502, CCN-504, CCN-508
Interrupt Controllers GIC400, PL190, PL192, PL390
System Memory Management Units MMU-400
Memories DMC-400,PL340, PL341, PL351, PL352, PL353 and PL354

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Answered Where do I find presentations and photos from SC'18? 0 votes 273 views 0 replies Started 1 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 0 votes 15937 views 25 replies Latest 14 days ago by SULMIYATDAD Answer this
Discussion 嵌入式Linux下双网口Socket编程 0 votes 21 views 0 replies Started 13 hours ago by 利尔达徐佳丽 Answer this
Discussion ARM Cortex-A9工业级核心板及其产品应用 0 votes 20 views 0 replies Started 14 hours ago by 利尔达徐佳丽 Answer this
Suggested answer Using GICv2 with FVP
  • gicv2
  • Fixed Virtual Platforms (FVPs)
0 votes 88 views 1 replies Latest yesterday by Jason Andrews Answer this
Not answered AXI4 Burst Transactions
  • AXI
  • AXI4
0 votes 24 views 0 replies Started yesterday by surajrgupta Answer this
Suggested answer Store operations where the cache line is already cached (ACE protocol)
  • AMBA 4
1 votes 87 views 1 replies Latest 2 days ago by a.surati Answer this
Suggested answer Cross-Compile ArmNN on x86_64 for arm64 0 votes 346 views 7 replies Latest 2 days ago by Jason Andrews Answer this
Discussion 利尔达AM3354核心板 Linux3.2.0 内核增加TSC2007驱动方法 0 votes 43 views 0 replies Started 3 days ago by 利尔达徐佳丽 Answer this
Discussion i.MX6平台CSI接口的电压选择 0 votes 37 views 0 replies Started 3 days ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:模组注册成功但长期挂测时电池没电
  • Narrowband IoT (NB-IoT)
0 votes 30 views 0 replies Started 3 days ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT模组复位问题
  • Narrowband IoT (NB-IoT)
0 votes 27 views 0 replies Started 3 days ago by 利尔达徐佳丽 Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 months ago by John Linford 0 replies 273 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 14 days ago by SULMIYATDAD 25 replies 15937 views
Discussion 嵌入式Linux下双网口Socket编程 Started 13 hours ago by 利尔达徐佳丽 0 replies 21 views
Discussion ARM Cortex-A9工业级核心板及其产品应用 Started 14 hours ago by 利尔达徐佳丽 0 replies 20 views
Suggested answer Using GICv2 with FVP Latest yesterday by Jason Andrews 1 replies 88 views
Not answered AXI4 Burst Transactions Started yesterday by surajrgupta 0 replies 24 views
Suggested answer Store operations where the cache line is already cached (ACE protocol) Latest 2 days ago by a.surati 1 replies 87 views
Suggested answer Cross-Compile ArmNN on x86_64 for arm64 Latest 2 days ago by Jason Andrews 7 replies 346 views
Discussion 利尔达AM3354核心板 Linux3.2.0 内核增加TSC2007驱动方法 Started 3 days ago by 利尔达徐佳丽 0 replies 43 views
Discussion i.MX6平台CSI接口的电压选择 Started 3 days ago by 利尔达徐佳丽 0 replies 37 views
Discussion NB-IoT:模组注册成功但长期挂测时电池没电 Started 3 days ago by 利尔达徐佳丽 0 replies 30 views
Discussion NB-IoT模组复位问题 Started 3 days ago by 利尔达徐佳丽 0 replies 27 views