Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables users to confidently make architectural decisions, optimize performance or develop bare metal software.

Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in Arm SoC Designer and certain models can also be used in SystemC simulation environments.

Swap & Play

Many Cycle Models support Swap & Play which enables a system to start running using a Fast Model representation and then switch to a Cycle Model representation at any breakpoint. This means a virtual prototype can boot an OS in a minute and then switch to a 100% accurate version to enable detailed debug and analysis. 

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Cortex-A72
Cortex-R Series Cortex-R4, Cortex-R5, Cortex-R7, Cortex-R8
Cortex-M Series Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, NIC-301, CCI-400, CCN-502, CCN-504, CCN-508
Interrupt Controllers GIC400, PL190, PL192, PL390
System Memory Management Units MMU-400
Memories DMC-400,PL340, PL341, PL351, PL352, PL353 and PL354

Free White Papers

Cortex A53 System Optimization »

Software Driven Power Analysis »

Modeling Techniques Maximize Value of Virtual Platforms »

More Resources

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Answered How to compile mali driver?
  • Mali Kernel Device Drivers for GPU
  • Mali GPU (Bifrost Architecture)
 0 votes 276 views 3 replies Latest yesterday by Peter Harris Answer this
Answered A question aboout Monitor Vector Base Address Register(MVBAR)
  • Cortex-A9
  • TrustZone
 0 votes 341 views 6 replies Latest 3 days ago by scribnote5 Answer this
Answered SysTick
  • 15 (SysTick)
 0 votes 153 views 1 replies Latest 4 days ago by 42Bastian Schick Answer this
Answered is there a x86 linux distribution for cross compilation for Raspberry Pi?
  • Raspberry Pi
  • Cross compiling
  • x86
  • Linux
 0 votes 240 views 2 replies Latest 4 days ago by Jerome Decamps - 杜尚杰 Answer this
Answered How to understand warp size and execution engine for shader cores?
  • Bifrost
  • Mali-G76
  • Compute Shaders
 1 votes 234 views 3 replies Latest 5 days ago by Peter Harris Answer this
Answered How could I find the critical functions when dual core cpu is fully loading?
  • AArch64
  • embedded linux
  • performance analysis
  • Armv8-A
  • DS-5 Community Edition
 0 votes 153 views 2 replies Latest 5 days ago by Myles Answer this
Answered How to compile mali driver? Latest yesterday by Peter Harris 3 replies 276 views
Answered A question aboout Monitor Vector Base Address Register(MVBAR) Latest 3 days ago by scribnote5 6 replies 341 views
Answered SysTick Latest 4 days ago by 42Bastian Schick 1 replies 153 views
Answered is there a x86 linux distribution for cross compilation for Raspberry Pi? Latest 4 days ago by Jerome Decamps - 杜尚杰 2 replies 240 views
Answered How to understand warp size and execution engine for shader cores? Latest 5 days ago by Peter Harris 3 replies 234 views
Answered How could I find the critical functions when dual core cpu is fully loading? Latest 5 days ago by Myles 2 replies 153 views