Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables you to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in SystemC simulation environments as well as RTL simulators.

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

Arm DevSummit: designed for hardware and software engineers

Join Arm and its ecosystem partners to explore the latest advancements in computing for helping engineers designing and building integrated solutions. In 2020, deep-dive workshops and technical sessions will be held in an immersive virtual forum.

Get your free conference pass


CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A55, Cortex-A53, Cortex-A35, Cortex-A32
Cortex-R Series Cortex-R52, Cortex-R8, Cortex-R5, Cortex-R82*
Cortex-M Series Cortex-M0+, Cortex-M7, Cortex-M23, Cortex-M33, Cortex-M55

*Contact us to get access to these models prior to public release.

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400CCI-550CCI-500
Interrupt Controllers GIC-600, GIC-500
Memories BP-140

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Community Forums

Answered ds-5 community edition request link 0 votes 438 views 4 replies Latest 11 hours ago by alexsunny123 Answer this
Answered Pack installer update error (vendors.idx) 0 votes 855 views 2 replies Latest yesterday by jgerhardy Answer this
Answered 有没有人总结过ARMv7和ARMv8的区别?
  • Processor
  • chinese
  • Armv7
  • big.LITTLE
  • instruction_set
  • Armv8
  • NEON
  • 中文
  • 处理器
0 votes 60628 views 15 replies Latest 2 days ago by Jackzhu Answer this
Answered S32K1 startup codes for V6.15 and V5.06 update 7
  • Arm Compiler 6
  • Arm Compiler
  • Arm Compiler 5
0 votes 84 views 1 replies Latest 2 days ago by ChenTang Answer this
Answered Send data through USB as a virtual COM 0 votes 113 views 2 replies Latest 2 days ago by javierrobledo Answer this
Answered Setting breakpoints at runtime and stepping on the Cortex A53. 0 votes 413 views 9 replies Latest 2 days ago by Zenon Xiu Answer this
Answered ds-5 community edition request link Latest 11 hours ago by alexsunny123 4 replies 438 views
Answered Pack installer update error (vendors.idx) Latest yesterday by jgerhardy 2 replies 855 views
Answered 有没有人总结过ARMv7和ARMv8的区别? Latest 2 days ago by Jackzhu 15 replies 60628 views
Answered S32K1 startup codes for V6.15 and V5.06 update 7 Latest 2 days ago by ChenTang 1 replies 84 views
Answered Send data through USB as a virtual COM Latest 2 days ago by javierrobledo 2 replies 113 views
Answered Setting breakpoints at runtime and stepping on the Cortex A53. Latest 2 days ago by Zenon Xiu 9 replies 413 views