Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables you to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in SystemC simulation environments as well as RTL simulators.

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download


CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A55, Cortex-A53, Cortex-A35, Cortex-A32
Cortex-R Series Cortex-R52, Cortex-R8, Cortex-R5, Cortex-R82*
Cortex-M Series Cortex-M0+, Cortex-M7, Cortex-M23, Cortex-M33, Cortex-M55

*Contact us to get access to these models prior to public release.

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400CCI-550CCI-500
Interrupt Controllers GIC-600, GIC-500
Memories BP-140

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 726 views 1 replies Latest 1 months ago by Oliver Beirne Answer this
Answered Forum FAQs
  • ARM Community
0 votes 655 views 1 replies Latest 1 months ago by Oliver Beirne Answer this
Answered Forum FAQs
  • ARM Community
0 votes 1737 views 1 replies Latest 1 months ago by Oliver Beirne Answer this
Answered Forum FAQs
  • ARM Community
0 votes 606 views 1 replies Latest 1 months ago by Oliver Beirne Answer this
Answered Where should I ask my question?
  • ARM Community
0 votes 10693 views 5 replies Latest 6 months ago by Andy Neil Answer this
Answered Does IAR Embedded Workbench compiler support "numeric_limits" in C++? 0 votes 343 views 3 replies Latest 3 days ago by Stephen Theobald Answer this
Answered Forum FAQs Latest 1 months ago by Oliver Beirne 1 replies 726 views
Answered Forum FAQs Latest 1 months ago by Oliver Beirne 1 replies 655 views
Answered Forum FAQs Latest 1 months ago by Oliver Beirne 1 replies 1737 views
Answered Forum FAQs Latest 1 months ago by Oliver Beirne 1 replies 606 views
Answered Where should I ask my question? Latest 6 months ago by Andy Neil 5 replies 10693 views
Answered Does IAR Embedded Workbench compiler support "numeric_limits" in C++? Latest 3 days ago by Stephen Theobald 3 replies 343 views