Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables users to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in Arm SoC Designer and certain models can also be used in SystemC simulation environments.

Swap & Play

Many Cycle Models support Swap & Play which enables a system to start running using a Fast Model representation and then switch to a Cycle Model representation at any breakpoint. This means a virtual prototype can boot an OS in a minute and then switch to a 100% accurate version to enable detailed debug and analysis. 

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Cortex-A72
Cortex-R Series Cortex-R4, Cortex-R5, Cortex-R7, Cortex-R8
Cortex-M Series Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, NIC-301, CCI-400, CCN-502, CCN-504, CCN-508
Interrupt Controllers GIC400, PL190, PL192, PL390
System Memory Management Units MMU-400
Memories DMC-400,PL340, PL341, PL351, PL352, PL353 and PL354

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered Mali Offline compiler GLSL clamp performance on Mali-Gxx 0 votes 86 views 3 replies Latest 9 hours ago by Peter Harris Answer this
Answered how to calculate unaligned address for APB? 0 votes 226 views 5 replies Latest 10 hours ago by Colin Campbell Answer this
Answered why PSTRB signal in APB4 have four bits?
  • APB
  • AMBA
  • AMBA 4
0 votes 1106 views 4 replies Latest 13 hours ago by Colin Campbell Answer this
Discussion 4-kbyte boundary space 0 votes 9694 views 10 replies Latest 13 hours ago by Colin Campbell Answer this
Answered Mali Graphics Debugger Memory statistics
  • Mali Graphics Debugger
0 votes 262 views 3 replies Latest 16 hours ago by Peter Harris Answer this
Answered Disable data prefetching in a Cortex-A53 running Android
  • Cortex-A53
  • el1
  • l1
  • l2
0 votes 164 views 3 replies Latest 16 hours ago by vstehle Answer this
Answered Mali Offline compiler GLSL clamp performance on Mali-Gxx Latest 9 hours ago by Peter Harris 3 replies 86 views
Answered how to calculate unaligned address for APB? Latest 10 hours ago by Colin Campbell 5 replies 226 views
Answered why PSTRB signal in APB4 have four bits? Latest 13 hours ago by Colin Campbell 4 replies 1106 views
Discussion 4-kbyte boundary space Latest 13 hours ago by Colin Campbell 10 replies 9694 views
Answered Mali Graphics Debugger Memory statistics Latest 16 hours ago by Peter Harris 3 replies 262 views
Answered Disable data prefetching in a Cortex-A53 running Android Latest 16 hours ago by vstehle 3 replies 164 views