Getting Started

Cycle models are compiled directly from Arm RTL and retain complete functional and cycle accuracy. This enables users to confidently make architectural decisions, optimize performance or develop bare metal software.


Performance Optimization with Cycle Models

Instrumented for Analysis

Cycle Models are instrumented to enable detailed debug and analysis. CPU cores enable interactive debug with Arm Development Studio. Additionally, all registers and PMUs are visible along with information related to cache hits, pipeline statistics and much more.

Implementation level accuracy

Cycle Models are compiled directly from the implementation RTL and retain 100% of the functionality and cycle accuracy. Cycle Models can be used in Arm SoC Designer and certain models can also be used in SystemC simulation environments.

Swap & Play

Many Cycle Models support Swap & Play which enables a system to start running using a Fast Model representation and then switch to a Cycle Model representation at any breakpoint. This means a virtual prototype can boot an OS in a minute and then switch to a 100% accurate version to enable detailed debug and analysis. 

Creation of Arm Cycle Models

Cycle Models are available 24 hours a day/7 days a week from Arm’s IP Exchange web portal. This portal enables users to access, configure, compile and manage their own models of Arm IP. Users are then emailed when their model is available for download

CPU and Subsystem Portfolio

Arm releases models of our IP to lead partners at an early stage, so please contact us for more information on upcoming Cycle Models.

CPU Cycle Models


Arm IP Exchange

CPU Family Processor
Cortex-A Series Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-A53, Cortex-A57, Cortex-A72
Cortex-R Series Cortex-R4, Cortex-R5, Cortex-R7, Cortex-R8
Cortex-M Series Cortex-M0, Cortex-M0+, Cortex-M3, Cortex-M4

Faster Productivity with CPAKs


Arm System Exchange

In order to deliver a faster path to productivity, Arm offers an extensive library of prebuilt virtual systems featuring Cycle Models. These Cycle Performance Analysis kits are system models featuring multiple Cycle Models together with bare metal software or Linux level benchmarks. The complete selection of CPAKs is available for download from Arm System Exchange.

System IP Cycle Models

System IP Family
Interconnect NIC-400, NIC-301, CCI-400, CCN-502, CCN-504, CCN-508
Interrupt Controllers GIC400, PL190, PL192, PL390
System Memory Management Units MMU-400
Memories DMC-400,PL340, PL341, PL351, PL352, PL353 and PL354

Cycle Models for DesignStart

Arm DesignStart makes innovation more accessible than ever. Whether you want to differentiate your product or conduct research, get started on a trusted, proven foundation with Arm IP and services. Cycle Models for DesignStart are included free of cost in the Cortex-M3 evaluation program to enable faster simulation and enhanced system visibility compared to RTL simulation.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered Watchdog timer not entering ISR
  • Cortex-A9
  • Interrupt Controller Devices
  • Cortex-A
  • Interrupt
0 votes 111 views 2 replies Latest yesterday by sherry Answer this
Answered GA Device Manager issue
  • mobile
0 votes 71 views 1 replies Latest 2 days ago by Ghufran Answer this
Answered what action will be performed by the master based on the read and write responce in axi 4?
  • AXI
  • AXI4
0 votes 83 views 1 replies Latest 2 days ago by Colin Campbell Answer this
Answered Load an image in QVGA format into a ARM Compute Library ICTensor.
  • Arm Compute Library (ACL)
0 votes 462 views 1 replies Latest 4 days ago by Gian Marco Iodice Answer this
Answered Binary Semaphore upset by FIQ
  • Cortex-A
0 votes 980 views 20 replies Latest 7 days ago by 42Bastian Schick Answer this
Answered Jenkins build failing to copy licence cache
  • Arm Development Studio
  • Arm Compiler
  • Arm Compiler 5
0 votes 133 views 1 replies Latest 9 days ago by Ronan Synnott Answer this
Answered Watchdog timer not entering ISR Latest yesterday by sherry 2 replies 111 views
Answered GA Device Manager issue Latest 2 days ago by Ghufran 1 replies 71 views
Answered what action will be performed by the master based on the read and write responce in axi 4? Latest 2 days ago by Colin Campbell 1 replies 83 views
Answered Load an image in QVGA format into a ARM Compute Library ICTensor. Latest 4 days ago by Gian Marco Iodice 1 replies 462 views
Answered Binary Semaphore upset by FIQ Latest 7 days ago by 42Bastian Schick 20 replies 980 views
Answered Jenkins build failing to copy licence cache Latest 9 days ago by Ronan Synnott 1 replies 133 views